Key Responsibilities

• Define DFT architecture and test strategy for SoCs
• Lead scan insertion, ATPG and BIST implementation
• Collaborate with design and silicon validation teams

Requirements

• Extensive DFT architecture and implementation experience
• Strong understanding of scan, ATPG and BIST methodologies
• Experience leading DFT for complex SoC projects

Skills Required