Pulse Job logoPulse Job
HomeJobsBlogPricingContact
Pulse Job logoPulse Job

Trusted global job portal connecting talented professionals with top companies worldwide.

support@pulsjob.com

For Job Seekers

  • Browse Jobs
  • Premium Jobs
  • Create Profile
  • Pricing
  • Career Tips

For Employers

  • Hire someone
  • Employer Dashboard
  • Success Stories

Career Tools

  • AI Auto-Apply
  • Expert Resume Review
  • Set Job Alerts

Company

  • About Us
  • Contact
  • Blog

Support

  • FAQ
  • 14-Day Refund Policy
  • Privacy Policy
  • Terms of Service
  • Community Guidelines

Copyright © 2026 Pulse Job. All rights reserved.

FacebookTwitterLinkedInInstagram

Get the Pulse Job app for the best experience.

Disclaimer: Pulse Job is a platform connecting job seekers with employers. We do not guarantee employment or verify all employer claims. Users should exercise due diligence when applying for jobs or hiring candidates.

  1. Home
  2. Jobs
  3. Design Verification Lead

Design Verification Lead

Back to Jobs

Sign in to apply

Sign in to continue with this premium job application.

P

Design Verification Lead

Premium

Premium employer

35,00,000–60,00,000 / Year

Location

Bengaluru, Karnataka, India

Experience

Senior

Posted

Jul 10, 2026

Apply by

August 9, 2026

Applicants

0

Early applicantEasy applyFull-timeWork from Office

Sign in to apply on web or download the app for more options.

Job Description

This role is for one of the Weekday's clients Salary range: Rs 3500000 - Rs 6000000 (ie INR 35-60 LPA) Experience: 7+ yrs Location: Bengaluru Job Type: Full-Time We are looking for a skilled Design Verification Engineer with strong expertise in SystemVerilog (SV) and UVM methodologies to verify complex IP and SoC designs. The ideal candidate will have hands-on experience in building robust verification environments, validating industry-standard protocols, and ensuring comprehensive functional coverage across the verification lifecycle. In this role, you will collaborate with design and architecture teams to develop scalable verification solutions, execute simulation-based verification, and contribute to the successful delivery of high-quality semiconductor products. ### Key Responsibilities - Develop and execute comprehensive verification plans based on functional and design specifications. - Build, maintain, and enhance reusable verification environments using SystemVerilog and UVM methodologies. - Verify complex IP and SoC designs supporting industry-standard protocols such as PCIe, AXI, AMBA, DDR, USB, Ethernet, MIPI, RISC-V, or similar interfaces. - Set up, execute, and debug functional and gate-level simulations to identify and resolve design issues. - Develop regression environments and automate verification flows to improve verification efficiency. - Perform coverage analysis, identify coverage gaps, and drive functional and code coverage closure. - Integrate, configure, and validate third-party Verification IPs (VIPs) within verification environments. - Collaborate closely with design, architecture, and cross-functional teams to debug issues and ensure design quality. - Participate in verification reviews, defect analysis, and continuous improvement of verification methodologies. - Contribute to achieving verification milestones while maintaining high quality and project timelines. ### What Makes You a Great Fit - Strong hands-on expertise in SystemVerilog (SV) and UVM for IP and SoC verification. - Proven experience verifying industry-standard protocols such as PCIe, AXI, AMBA, DDR, USB, Ethernet, MIPI,or RISC-V. - Experience executing multiple IP or SoC verification projects across the complete verification lifecycle. - Solid understanding of functional and gate-level simulation, debugging techniques, and regression management. - Expertise in developing reusable verification environments and scalable automation frameworks. - Experience translating functional specifications into structured verification plans and test strategies. - Strong knowledge of coverage-driven verification, coverage analysis, and closure methodologies. - Hands-on experience evaluating, integrating, and debugging third-party Verification IPs (VIPs). - Excellent analytical, debugging, and problem-solving skills with attention to detail. - Effective communication and collaboration skills with the ability to work in cross-functional engineering teams.

Key Responsibilities

  • Develop and execute comprehensive verification plans based on functional and design specifications.
  • Build, maintain, and enhance reusable verification environments using SystemVerilog and UVM methodologies.
  • Verify complex IP and SoC designs supporting industry-standard protocols such as PCIe, AXI, AMBA, DDR, USB, Ethernet, MIPI, or RISC-V.
  • Set up, execute, and debug functional and gate-level simulations to identify and resolve design issues.
  • Develop regression environments and automate verification flows to improve verification efficiency.
  • Perform coverage analysis, identify coverage gaps, and drive functional and code coverage closure.
  • Integrate, configure, and validate third-party Verification IPs (VIPs) within verification environments.
  • Collaborate closely with design, architecture, and cross-functional teams to debug issues and ensure design quality.
  • Participate in verification reviews, defect analysis, and continuous improvement of verification methodologies.
  • Contribute to achieving verification milestones while maintaining high quality and project timelines.

Skills Required

SystemVerilogUVMSystemVerilog (SV)UVM methodologiesPCIeAXIAMBADDRUSBEthernetMIPIRISC-VFunctional simulationGate-level simulationRegression managementCoverage analysisVerification IPs (VIPs)Automation frameworksAnalytical skillsDebuggingProblem solvingAttention to detailCommunicationCollaboration

App exclusive · Free

Smart Job AI Coach

Your personal interview coach on every job — readiness tips, profile improvements, and role-specific prep. Available only in the Pulse Job app.

Interview readiness

See how prepared you are and what to improve for each role.

Personalized tips

Actionable suggestions based on your profile and the job.

After you apply

Keep coaching momentum from job detail through application success.

Get Smart Job AI Coach in the appFree on iOS and Android

Job Overview

Salary

35,00,000–60,00,000 / Year

Currency: INR

Job Type

Full-time

Experience

Senior

Location

Bengaluru, Karnataka, India

Application Deadline

August 9, 2026

Total Applicants

0

About Premium employer

P

Premium employer is a leading company in the Technology sector, known for innovation and employee-centric culture.

Similar roles for you

Matched using this role's title and skills. Open the job search anytime to see every listing.

Brightvision logo

Semiconductor Software Engineer

Brightvision

100,000–150,000 / Year

Full-timeEasy applyWork from Home
Remote·Senior·Jul 10
Brightvision logo

Embedded Semiconductor Engineer

Brightvision

120,000–150,000 / Year

Full-timeEasy applyWork from Home
Remote·Senior·Jul 10
Brightvision logo

Semiconductor Software Engineer

Brightvision

100,000–150,000 / Year

Full-timeEasy applyWork from Home
Remote·Senior·Jul 10
Renesas Electronics Corporation logo

Staff Engineer, Design Verification

Renesas Electronics Corporation

Full-timeEasy applyWork from Office
Bengaluru·Senior·Jul 10
Natera logo

Senior Lab Systems Scientist

Natera

Full-timeWork from Office
Boulder·Senior·Jul 10
Sandisk logo

Senior Engineer, Product Development Engineering

Sandisk

Full-timeEasy applyWork from Office
Bengaluru·Senior·Jul 10
Browse all jobs